summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
diff options
context:
space:
mode:
authorRoman Lebedev <lebedev.ri@gmail.com>2019-10-20 20:51:37 +0000
committerRoman Lebedev <lebedev.ri@gmail.com>2019-10-20 20:51:37 +0000
commitf7aec25d4fb193c2efb5c8bdcecd6d0611183bcc (patch)
tree9e8b622008f4d19ff012b45dd0a380515695ecfc /lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
parentb01c077a1853a94168b83074fdd5fcf0d670104a (diff)
downloadbcm5719-llvm-f7aec25d4fb193c2efb5c8bdcecd6d0611183bcc.tar.gz
bcm5719-llvm-f7aec25d4fb193c2efb5c8bdcecd6d0611183bcc.zip
[NFC][InstCombine] conditional sign-extend of high-bit-extract: 'and' pat. can be 'or' pattern.
In this pattern, all the "magic" bits that we'd add are all high sign bits, and in the value we'd be adding to they are all unset, not unexpectedly, so we can have an `or` there: https://rise4fun.com/Alive/ups llvm-svn: 375377
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud