summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2019-03-12 20:42:12 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2019-03-12 20:42:12 +0000
commitbdfb6cfdf1b21b9d4d9e70cf702d8edc77d7952e (patch)
treefbdd320260a6c64ad4958e33ce563edec6819bb0 /lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
parent4be269e604c380a974a01623796b23f41986f974 (diff)
downloadbcm5719-llvm-bdfb6cfdf1b21b9d4d9e70cf702d8edc77d7952e.tar.gz
bcm5719-llvm-bdfb6cfdf1b21b9d4d9e70cf702d8edc77d7952e.zip
MIR: Stop reinitializing target information for every use
Every time a physical register reference was parsed, this would initialize a string map for every register in in target, and discard it for the next. The same applies for the other fields initialized from target information. Follow along with how the function state is tracked, and add a new tracking class for target information. The string->register class/register bank for some reason were kept separately, so track them in the same place. llvm-svn: 355970
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud