summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/breakpoint/TestBreakpointAPI.py
diff options
context:
space:
mode:
authorReid Kleckner <rnk@google.com>2015-11-06 17:06:38 +0000
committerReid Kleckner <rnk@google.com>2015-11-06 17:06:38 +0000
commitb8fd162fc569449fcf4e650978865c6437edd739 (patch)
tree061da520ff31e33e3d09c4e762714f9eaa47cd53 /lldb/packages/Python/lldbsuite/test/python_api/breakpoint/TestBreakpointAPI.py
parent43f9b4897599e25ab90325e7753c37ad03299a74 (diff)
downloadbcm5719-llvm-b8fd162fc569449fcf4e650978865c6437edd739.tar.gz
bcm5719-llvm-b8fd162fc569449fcf4e650978865c6437edd739.zip
[WinEH] Mark funclet entries and exits as clobbering all registers
Summary: In this implementation, LiveIntervalAnalysis invents a few register masks on basic block boundaries that preserve no registers. The nice thing about this is that it prevents the prologue inserter from thinking it needs to spill all XMM CSRs, because it doesn't see any explicit physreg defs in the MI. Reviewers: MatzeB, qcolombet, JosephTremoulet, majnemer Subscribers: MatzeB, llvm-commits Differential Revision: http://reviews.llvm.org/D14407 llvm-svn: 252318
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/breakpoint/TestBreakpointAPI.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud