summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/exceptions.cpp
diff options
context:
space:
mode:
authorHal Finkel <hfinkel@anl.gov>2015-12-11 17:31:27 +0000
committerHal Finkel <hfinkel@anl.gov>2015-12-11 17:31:27 +0000
commitcd5f984670555bb73747faaa4093809fb9719bbf (patch)
tree60dcc4aca85812b57de8fa2ba5aa28a877458720 /lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/exceptions.cpp
parent7ae49ac619ab34710eacd3ee01cec11eb008c0f1 (diff)
downloadbcm5719-llvm-cd5f984670555bb73747faaa4093809fb9719bbf.tar.gz
bcm5719-llvm-cd5f984670555bb73747faaa4093809fb9719bbf.zip
[TableGen] Correct Namespace lookup with AltNames in AsmWriterEmitter
AsmWriterEmitter will generate a getRegisterName function with an alternate register name index as its second argument if the target makes use of them. The enum of these values is generated in RegisterInfoEmitter. The getRegisterName generator would assume the namespace could always be found by reading index 1 of the list of AltNameIndices, but this will fail if this list is sorted such that the NoRegAltName is at index 1. Because this list is sorted by record name (in CodeGenTarget::ReadRegAltNameIndices), you only run in to problems if your MyTargetRegisterInfo.td defines a single RegAltNameIndex that sorts lexically before NoRegAltName. For example, if a target has something like def AnAltNameIndex : RegAltNameIndex and defines RegAltNameIndices for some registers then, prior to this change, AsmWriterEmitter would generate references to ::AnAltNameIndex and ::NoRegAltName Patch by Alex Bradbury! llvm-svn: 255344
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/exceptions.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud