diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-08-01 19:10:05 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-08-01 19:10:05 +0000 |
| commit | d9d30a408e7ec9b1c201046ee887ff055ea50bb1 (patch) | |
| tree | 5d39f9e00f6e22b0ab4d4c503338f440f4b32830 /lldb/packages/Python/lldbsuite/test/lang/cpp/call-function/main.cpp | |
| parent | e0dfce072399e54f100ce73347ca66ca757ebefa (diff) | |
| download | bcm5719-llvm-d9d30a408e7ec9b1c201046ee887ff055ea50bb1.tar.gz bcm5719-llvm-d9d30a408e7ec9b1c201046ee887ff055ea50bb1.zip | |
GlobalISel: Lower scalarizing unmerge of a vector to shifts
AMDGPU sometimes has legal s16 and <2 x s16> operations, but all
registers are really 32-bit. An unmerge destination really should ben
widened to a 32-bit register. If widening a scalarizing vector with a
target size that matches the vector size, bitcast to integer and
extract the relevant bits with shifts.
I'm not sure if this is the right place for this. This could arguably
be part of widenScalar for the result. I also have a growing feeling
that we're missing a bitcast legalize action.
llvm-svn: 367604
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/lang/cpp/call-function/main.cpp')
0 files changed, 0 insertions, 0 deletions
