summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/functionalities/step_scripted/TestStepScripted.py
diff options
context:
space:
mode:
authorNirav Dave <niravd@google.com>2018-11-14 21:11:53 +0000
committerNirav Dave <niravd@google.com>2018-11-14 21:11:53 +0000
commit1241dcb3cf469c3de9c5ca35af0a64fbb69cc10b (patch)
tree7d6902d1305394b284b1709dff6e0b997a9888c6 /lldb/packages/Python/lldbsuite/test/functionalities/step_scripted/TestStepScripted.py
parentb0486051d29086f48f3c0db469c1e88747a21057 (diff)
downloadbcm5719-llvm-1241dcb3cf469c3de9c5ca35af0a64fbb69cc10b.tar.gz
bcm5719-llvm-1241dcb3cf469c3de9c5ca35af0a64fbb69cc10b.zip
Bias physical register immediate assignments
The machine scheduler currently biases register copies to/from physical registers to be closer to their point of use / def to minimize their live ranges. This change extends this to also physical register assignments from immediate values. This causes a reduction in reduction in overall register pressure and minor reduction in spills and indirectly fixes an out-of-registers assertion (PR39391). Most test changes are from minor instruction reorderings and register name selection changes and direct consequences of that. Reviewers: MatzeB, qcolombet, myatsina, pcc Subscribers: nemanjai, jvesely, nhaehnle, eraman, hiraditya, javed.absar, arphaman, jfb, jsji, llvm-commits Differential Revision: https://reviews.llvm.org/D54218 llvm-svn: 346894
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/functionalities/step_scripted/TestStepScripted.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud