diff options
| author | Jason Molenda <jmolenda@apple.com> | 2017-09-27 22:12:54 +0000 |
|---|---|---|
| committer | Jason Molenda <jmolenda@apple.com> | 2017-09-27 22:12:54 +0000 |
| commit | 11ff56c958cc6d073df0abb94b3ad1a890440420 (patch) | |
| tree | b5f06c8b98b24939036851df41608a1a545295e9 /lldb/packages/Python/lldbsuite/test/functionalities/register/register_command | |
| parent | 74d1e8683ceb27ffaed0877d783ba2b18380fb67 (diff) | |
| download | bcm5719-llvm-11ff56c958cc6d073df0abb94b3ad1a890440420.tar.gz bcm5719-llvm-11ff56c958cc6d073df0abb94b3ad1a890440420.zip | |
Add support for running the lldb testsuite against an apple watch
running watchos. These tests cannot run on normal customer devices,
but I hope to some day have a public facing bot running against a
device.
llvm-svn: 314355
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/functionalities/register/register_command')
| -rw-r--r-- | lldb/packages/Python/lldbsuite/test/functionalities/register/register_command/TestRegisters.py | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/lldb/packages/Python/lldbsuite/test/functionalities/register/register_command/TestRegisters.py b/lldb/packages/Python/lldbsuite/test/functionalities/register/register_command/TestRegisters.py index 8c33687f688..39834aace44 100644 --- a/lldb/packages/Python/lldbsuite/test/functionalities/register/register_command/TestRegisters.py +++ b/lldb/packages/Python/lldbsuite/test/functionalities/register/register_command/TestRegisters.py @@ -45,7 +45,7 @@ class RegisterCommandsTestCase(TestBase): self.runCmd("register read xmm0") self.runCmd("register read ymm15") # may be available self.runCmd("register read bnd0") # may be available - elif self.getArchitecture() in ['arm', 'armv7', 'arm64']: + elif self.getArchitecture() in ['arm', 'armv7', 'armv7k', 'arm64']: self.runCmd("register read s0") self.runCmd("register read q15") # may be available @@ -87,7 +87,7 @@ class RegisterCommandsTestCase(TestBase): elif self.getArchitecture() in ['arm64', 'aarch64']: gpr = "w0" vector = "v0" - elif self.getArchitecture() in ['arm', 'armv7']: + elif self.getArchitecture() in ['arm', 'armv7', 'armv7k']: gpr = "r0" vector = "q0" @@ -334,7 +334,7 @@ class RegisterCommandsTestCase(TestBase): "{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x0e 0x0f}", False), ] - elif self.getArchitecture() in ['armv7', 'armv7k'] and self.platformIsDarwin(): + elif self.getArchitecture() in ['armv7'] and self.platformIsDarwin(): reg_list = [ # reg value # must-have @@ -348,7 +348,7 @@ class RegisterCommandsTestCase(TestBase): "{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x0e 0x0f}", False), ] - elif self.getArchitecture() in ['arm']: + elif self.getArchitecture() in ['arm', 'armv7k']: reg_list = [ # reg value # must-have |

