summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/functionalities/non-overlapping-index-variable-i/TestIndexVariable.py
diff options
context:
space:
mode:
authorOliver Stannard <oliver.stannard@arm.com>2018-12-03 10:21:28 +0000
committerOliver Stannard <oliver.stannard@arm.com>2018-12-03 10:21:28 +0000
commitc588110f1340d997fb18f4fbbc7d363dc150cd71 (patch)
tree70e6436caba15fd1efd9d79687680557c54e46f4 /lldb/packages/Python/lldbsuite/test/functionalities/non-overlapping-index-variable-i/TestIndexVariable.py
parent7502e5fc560dcb59f7c3aaf40960a7b5451c5a1e (diff)
downloadbcm5719-llvm-c588110f1340d997fb18f4fbbc7d363dc150cd71.tar.gz
bcm5719-llvm-c588110f1340d997fb18f4fbbc7d363dc150cd71.zip
[ARM][Asm] Debug trace for the processInstruction loop
In the Arm assembly parser, we first match an instruction, then call processInstruction to possibly change it to a different encoding, to match rules in the architecture manual which can't be expressed by the table-generated matcher. This adds debug printing so that this process is visible when using the -debug option. To support this, I've added a new overload of MCInst::dump_pretty which takes the opcode name as a StringRef, since we don't have an InstPrinter instance in the assembly parser. Instead, we can get the same information directly from the MCInstrInfo. Differential revision: https://reviews.llvm.org/D54852 llvm-svn: 348113
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/functionalities/non-overlapping-index-variable-i/TestIndexVariable.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud