summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/functionalities/command_source/TestCommandSource.py
diff options
context:
space:
mode:
authorAndrea Di Biagio <Andrea_DiBiagio@sn.scee.net>2018-06-14 17:48:42 +0000
committerAndrea Di Biagio <Andrea_DiBiagio@sn.scee.net>2018-06-14 17:48:42 +0000
commit4cafb297d5c1ed11cc650d51fccd5e22adb83f84 (patch)
treedeedf590e9dd6c9a09915b047a1391477ec488d3 /lldb/packages/Python/lldbsuite/test/functionalities/command_source/TestCommandSource.py
parent82aa42af4971e3cb0e31bed874c8d5f7c8d3737c (diff)
downloadbcm5719-llvm-4cafb297d5c1ed11cc650d51fccd5e22adb83f84.tar.gz
bcm5719-llvm-4cafb297d5c1ed11cc650d51fccd5e22adb83f84.zip
[llvm-mca] Add tests for instructions that implicitly clear the upper portion of a super-register.
On x86-64, a write to register EAX implicitly clears the upper half or RAX. 128-bit AVX instructions clear the upper 128-bit of the YMM register that aliases the XMM definition register. llvm-mca doesn't know about register writes that implicitly clear the upper portion of an aliasing super-register. This issue will be fixed in a future patch. llvm-svn: 334742
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/functionalities/command_source/TestCommandSource.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud