summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/expression_command/timeout
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-04-04 00:28:49 +0000
committerCraig Topper <craig.topper@intel.com>2019-04-04 00:28:49 +0000
commit051bd16faf26510cfceef94a5763d5adb951fc24 (patch)
tree9f8f824e47852989df8bfec7eba72a2d9d68c75e /lldb/packages/Python/lldbsuite/test/expression_command/timeout
parente10d00419ab749170301ef6b902b86bb2fb56da1 (diff)
downloadbcm5719-llvm-051bd16faf26510cfceef94a5763d5adb951fc24.tar.gz
bcm5719-llvm-051bd16faf26510cfceef94a5763d5adb951fc24.zip
[X86] Remove CustomInserters for RDPKRU/WRPKRU. Use some custom lowering and new ISD opcodes instead.
These inserters inserted some instructions to zero some registers and copied from virtual registers to physical registers. This change instead inserts the zeros directly into the DAG at lowering time using new ISD opcodes that take the extra zeroes as inputs. The zeros will then go through isel on their own to select the MOV32r0 pseudo. Then we just need to mention the physical registers directly in the isel patterns and the isel table and InstrEmitter will take care of inserting the necessary copies to/from physical registers. llvm-svn: 357659
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/expression_command/timeout')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud