summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp
diff options
context:
space:
mode:
authorDan Gohman <dan433584@gmail.com>2015-12-15 22:01:29 +0000
committerDan Gohman <dan433584@gmail.com>2015-12-15 22:01:29 +0000
commit4b9d7916eed5f1c7e24c46a7ec2860237fb0ee7a (patch)
tree617340a17bdbf083ce995db41c55536c919916ba /lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp
parent38b9a32fcd2c90005f82934da8169bbc7f37db0e (diff)
downloadbcm5719-llvm-4b9d7916eed5f1c7e24c46a7ec2860237fb0ee7a.tar.gz
bcm5719-llvm-4b9d7916eed5f1c7e24c46a7ec2860237fb0ee7a.zip
[WebAssembly] Implement instruction selection for constant offsets in addresses.
Add instruction patterns for matching load and store instructions with constant offsets in addresses. The code is fairly redundant due to the need to replicate everything between imm, tglobaldadr, and texternalsym, but this appears to be common tablegen practice. The main alternative appears to be to introduce matching functions with C++ code, but sticking with purely generated matchers seems better for now. Also note that this doesn't yet support offsets from getelementptr, which will be the most common case; that will depend on a change in target-independent code in order to set the NoUnsignedWrap flag, which I'll submit separately. Until then, the testcase uses ptrtoint+add+inttoptr with a nuw on the add. Also implement isLegalAddressingMode with an approximation of this. Differential Revision: http://reviews.llvm.org/D15538 llvm-svn: 255681
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud