summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp
diff options
context:
space:
mode:
authorHeejin Ahn <aheejin@gmail.com>2018-10-25 23:35:13 +0000
committerHeejin Ahn <aheejin@gmail.com>2018-10-25 23:35:13 +0000
commit1147d91402559d0d1193265f81bc854674a1e36f (patch)
tree3da30369e844fcc3cd587eba38da5c0bbe085ea3 /lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp
parentcc18f8aa0f3ca35295419e1f4f0322a6cbe3c70b (diff)
downloadbcm5719-llvm-1147d91402559d0d1193265f81bc854674a1e36f.tar.gz
bcm5719-llvm-1147d91402559d0d1193265f81bc854674a1e36f.zip
[WebAssembly] Error out when block/loop markers mismatch
Summary: Currently InstPrinter ignores if there are mismatches between block/loop and end markers by skipping the case if ControlFlowStack is empty. I guess it is better to explicitly error out in this case, because this signals invalid input. Reviewers: aardappel Subscribers: dschuff, sbc100, jgravelle-google, sunfish, llvm-commits Differential Revision: https://reviews.llvm.org/D53620 llvm-svn: 345333
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/expression_command/timeout/wait-a-while.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud