summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2018-12-19 14:43:36 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2018-12-19 14:43:36 +0000
commit7bfbf3caa499b4903a3fcc52b99f7c4f9b9ae62d (patch)
treef827b33012cbd2c7a44f4dccdf1cb36d2d47852a /lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py
parent2ae3a9165664a079e7386166f1d541fa4032bb85 (diff)
downloadbcm5719-llvm-7bfbf3caa499b4903a3fcc52b99f7c4f9b9ae62d.tar.gz
bcm5719-llvm-7bfbf3caa499b4903a3fcc52b99f7c4f9b9ae62d.zip
[X86][SSE] Auto upgrade PADDUS/PSUBUS intrinsics to UADD_SAT/USUB_SAT generic intrinsics (llvm)
Now that we use the generic ISD opcodes, we can use the generic intrinsics directly as well. This fixes the poor fast-isel codegen by not expanding to an easily broken IR code sequence. I'm intending to deal with the signed saturation equivalents as well. Clang counterpart: https://reviews.llvm.org/D55879 Differential Revision: https://reviews.llvm.org/D55855 llvm-svn: 349630
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud