summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py
diff options
context:
space:
mode:
authorMichael Kuperstein <mkuper@google.com>2016-07-06 21:56:18 +0000
committerMichael Kuperstein <mkuper@google.com>2016-07-06 21:56:18 +0000
commit1ef6c59b1d2fe92dd842a68a037c34d5880e1460 (patch)
tree9d9225c98667736640ff47bca4951d7160e7267a /lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py
parent0a53fdf00cc42596e6354fbd2a3490defd0f6272 (diff)
downloadbcm5719-llvm-1ef6c59b1d2fe92dd842a68a037c34d5880e1460.tar.gz
bcm5719-llvm-1ef6c59b1d2fe92dd842a68a037c34d5880e1460.zip
[X86] Transform setcc + movzbl into xorl + setcc
xorl + setcc is generally the preferred sequence due to the partial register stall setcc + movzbl suffers from. As a bonus, it also encodes one byte smaller. This fixes PR28146. Differential Revision: http://reviews.llvm.org/D21774 llvm-svn: 274692
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/expression_command/ir-interpreter/TestIRInterpreter.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud