summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/api/multiple-debuggers/testprog.cpp
diff options
context:
space:
mode:
authorEli Friedman <efriedma@quicinc.com>2019-05-14 21:44:54 +0000
committerEli Friedman <efriedma@quicinc.com>2019-05-14 21:44:54 +0000
commit025df3b8270083666c5e091810216d1bc9e7fe6e (patch)
treeebe3d646a43cc1728a1980789421f9dc2449397f /lldb/packages/Python/lldbsuite/test/api/multiple-debuggers/testprog.cpp
parentc9dd299736add73d576b5f005116cc470bf02977 (diff)
downloadbcm5719-llvm-025df3b8270083666c5e091810216d1bc9e7fe6e.tar.gz
bcm5719-llvm-025df3b8270083666c5e091810216d1bc9e7fe6e.zip
[OpenMP][AArch64] Fix compile with LLVM trunk.
The code is currently using the ambiguous instruction "sub sp, sp, w9, lsl #4". The ARM reference manual says this isn't valid, and it's not clear whether it's supposed to mean uxtw or uxtx. It doesn't matter which instruction we use here, since the high bits of the operand are zero anyway, so I arbitrarily choose uxtw, to preserve the register name. See https://reviews.llvm.org/D60840 for the LLVM patch. Differential Revision: https://reviews.llvm.org/D61770 llvm-svn: 360711
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/api/multiple-debuggers/testprog.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud