summaryrefslogtreecommitdiffstats
path: root/libcxx/include/algorithm
diff options
context:
space:
mode:
authorPetar Jovanovic <petar.jovanovic@mips.com>2018-01-16 14:46:05 +0000
committerPetar Jovanovic <petar.jovanovic@mips.com>2018-01-16 14:46:05 +0000
commit0b464e4f0e725162322db7f082e5372feeaabe1e (patch)
tree912fd37f3667a1b5c54ba3abb91649030737d29b /libcxx/include/algorithm
parent85e613963372beb6f5af39592b16bcee748bb0c3 (diff)
downloadbcm5719-llvm-0b464e4f0e725162322db7f082e5372feeaabe1e.tar.gz
bcm5719-llvm-0b464e4f0e725162322db7f082e5372feeaabe1e.zip
[LiveDebugValues] recognize spilled reg killed in instruction after spill
Current condition for spill instruction recognition in LiveDebugValues does not recognize case when register is spilled and killed in next instruction. Patch by Nikola Prica. Differential Revision: https://reviews.llvm.org/D41226 llvm-svn: 322554
Diffstat (limited to 'libcxx/include/algorithm')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud