diff options
| author | Craig Topper <craig.topper@intel.com> | 2018-05-31 05:02:08 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2018-05-31 05:02:08 +0000 |
| commit | a6dd2faaea4ff690d91b83340bebf268959a5423 (patch) | |
| tree | 8579abe80005057a2904b8af24f824b7f69518fc /clang/test | |
| parent | ca856e07ded8ebf103943c47a8648d12f7396906 (diff) | |
| download | bcm5719-llvm-a6dd2faaea4ff690d91b83340bebf268959a5423.tar.gz bcm5719-llvm-a6dd2faaea4ff690d91b83340bebf268959a5423.zip | |
[X86] Make 512-bit unmasked load/store builtins more like their 128/256-bit equivalents.
Previously we were just passing -1 mask to the masked builtin. This changes it to the more generic way that the 128/256 bit use.
llvm-svn: 333626
Diffstat (limited to 'clang/test')
| -rw-r--r-- | clang/test/CodeGen/avx512f-builtins.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/clang/test/CodeGen/avx512f-builtins.c b/clang/test/CodeGen/avx512f-builtins.c index d9199493083..e58c29b8644 100644 --- a/clang/test/CodeGen/avx512f-builtins.c +++ b/clang/test/CodeGen/avx512f-builtins.c @@ -159,7 +159,7 @@ __m512d test_mm512_mul_pd(__m512d a, __m512d b) void test_mm512_storeu_si512 (void *__P, __m512i __A) { // CHECK-LABEL: @test_mm512_storeu_si512 - // CHECK: store <16 x i32> %{{.*}}, <16 x i32>* %{{.*}}, align 1{{$}} + // CHECK: store <8 x i64> %{{.*}}, <8 x i64>* %{{.*}}, align 1{{$}} // CHECK-NEXT: ret void _mm512_storeu_si512 ( __P,__A); } @@ -253,7 +253,7 @@ void test_mm512_mask_storeu_epi64(void *__P, __mmask8 __U, __m512i __A) { __m512i test_mm512_loadu_si512 (void *__P) { // CHECK-LABEL: @test_mm512_loadu_si512 - // CHECK: load <16 x i32>, <16 x i32>* %{{.*}}, align 1{{$}} + // CHECK: load <8 x i64>, <8 x i64>* %{{.*}}, align 1{{$}} return _mm512_loadu_si512 ( __P); } |
