summaryrefslogtreecommitdiffstats
path: root/clang/test/OpenMP/taskloop_loop_messages.cpp
diff options
context:
space:
mode:
authorOliver Stannard <oliver.stannard@arm.com>2017-10-10 12:38:22 +0000
committerOliver Stannard <oliver.stannard@arm.com>2017-10-10 12:38:22 +0000
commit30b732c9421db2c0de4699b7d38519654b1ad7c4 (patch)
treecaa3a909adcc8738841d8a0038cbd54d8b47a7bf /clang/test/OpenMP/taskloop_loop_messages.cpp
parentcd3306f62f76818f546b0061c87003d062d46e49 (diff)
downloadbcm5719-llvm-30b732c9421db2c0de4699b7d38519654b1ad7c4.tar.gz
bcm5719-llvm-30b732c9421db2c0de4699b7d38519654b1ad7c4.zip
[ARM, Asm] Harden GNU LDRD/STRD aliases against invalid inputs
Previously, the code that implemented the GNU assembler aliases for the LDRD and STRD instructions (where the second register is omitted) assumed that the input was a valid instruction. This caused assertion failures for every example in ldrd-strd-gnu-bad-inst.s. This improves this code so that it bails out if the instruction is not in the expected format, the check bails out, and the asm parser is run on the unmodified instruction. It also relaxes the alias on thumb targets, so that unaligned pairs of registers can be used. The restriction that Rt must be even-numbered only applies to the ARM versions of these instructions. Differential revision: https://reviews.llvm.org/D36732 llvm-svn: 315305
Diffstat (limited to 'clang/test/OpenMP/taskloop_loop_messages.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud