diff options
| author | Alexey Bataev <a.bataev@hotmail.com> | 2015-06-17 09:51:18 +0000 |
|---|---|---|
| committer | Alexey Bataev <a.bataev@hotmail.com> | 2015-06-17 09:51:18 +0000 |
| commit | f3b15fc4b4a48a9b909fc5e63fe928e4fc070f1f (patch) | |
| tree | 79fb8647db67d2c54f21535e62729984d28d4270 /clang/test/OpenMP/simd_codegen.cpp | |
| parent | 9f4ec15270d8bf000d2c106b81fc4ef856e30eb8 (diff) | |
| download | bcm5719-llvm-f3b15fc4b4a48a9b909fc5e63fe928e4fc070f1f.tar.gz bcm5719-llvm-f3b15fc4b4a48a9b909fc5e63fe928e4fc070f1f.zip | |
[OPENMP] Fixed failed test for reduction clause in simd constructs.
llvm-svn: 239895
Diffstat (limited to 'clang/test/OpenMP/simd_codegen.cpp')
| -rw-r--r-- | clang/test/OpenMP/simd_codegen.cpp | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/clang/test/OpenMP/simd_codegen.cpp b/clang/test/OpenMP/simd_codegen.cpp index ff44f99d2ba..ae649d8359a 100644 --- a/clang/test/OpenMP/simd_codegen.cpp +++ b/clang/test/OpenMP/simd_codegen.cpp @@ -210,10 +210,10 @@ void simple(float *a, float *b, float *c, float *d) { // CHECK-NEXT: [[A_PRIV_VAL:%.+]] = load i32, i32* [[A_PRIV]], // CHECK-NEXT: store i32 [[A_PRIV_VAL]], i32* [[A]], int R; - // CHECK: store i32 -1, i32* [[R:%.+]], + // CHECK: store i32 -1, i32* [[R:%[^,]+]], R = -1; -// CHECK: store i64 0, i64* [[OMP_IV8:%[^,]+]] -// CHECK: store i32 1, i32* [[R_PRIV:%.+]], +// CHECK: store i64 0, i64* [[OMP_IV8:%[^,]+]], +// CHECK: store i32 1, i32* [[R_PRIV:%[^,]+]], #pragma omp simd reduction(*:R) // CHECK: br label %[[SIMD_LOOP8_COND:[^,]+]] // CHECK: [[SIMD_LOOP8_COND]] @@ -235,9 +235,9 @@ void simple(float *a, float *b, float *c, float *d) { // CHECK-NEXT: store i64 [[ADD8_2]], i64* [[OMP_IV8]]{{.*}}!llvm.mem.parallel_loop_access ![[SIMPLE_LOOP8_ID]] } // CHECK: [[SIMPLE_LOOP8_END]] -// CHECK-NEXT: [[R_VAL:%.+]] = load i32, i32* [[R]], -// CHECK-NEXT: [[R_PRIV_VAL:%.+]] = load i32, i32* [[R_PRIV]], -// CHECK-NEXT: [[RED:%.+]] = mul nsw i32 [[R_VAL]], [[R_PRIV_VAL]] +// CHECK-DAG: [[R_VAL:%.+]] = load i32, i32* [[R]], +// CHECK-DAG: [[R_PRIV_VAL:%.+]] = load i32, i32* [[R_PRIV]], +// CHECK: [[RED:%.+]] = mul nsw i32 [[R_VAL]], [[R_PRIV_VAL]] // CHECK-NEXT: store i32 [[RED]], i32* [[R]], // CHECK-NEXT: ret void } |
