summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGenOpenCL/const-str-array-decay.cl
diff options
context:
space:
mode:
authorQiu Chaofan <qiucf@cn.ibm.com>2019-08-09 03:39:55 +0000
committerQiu Chaofan <qiucf@cn.ibm.com>2019-08-09 03:39:55 +0000
commite9efaf35292da8f461ef46ce8eeb1c7bd70574a2 (patch)
tree8a3e97893d1e8fae3631ce3e491ec659d88fd6c0 /clang/test/CodeGenOpenCL/const-str-array-decay.cl
parentef5b435b003093493f4659050f36d76659d59581 (diff)
downloadbcm5719-llvm-e9efaf35292da8f461ef46ce8eeb1c7bd70574a2.tar.gz
bcm5719-llvm-e9efaf35292da8f461ef46ce8eeb1c7bd70574a2.zip
[PowerPC] [Clang] Port SSE3, SSSE3 and SSE4 intrinsics to PowerPC
Port existing headers which include x86 intrinsics implementation to PowerPC platform (using Altivec), along with tests. Also, tests about including these intrinsic headers are combined. The headers are mainly developed by Steven Munroe, with contributions from Paul Clarke, Bill Schmidt, Jinsong Ji and Zixuan Wu. Reviewed By: Jinsong Ji Differential Revision: https://reviews.llvm.org/D65630 llvm-svn: 368392
Diffstat (limited to 'clang/test/CodeGenOpenCL/const-str-array-decay.cl')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud