summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGenCXX/move-assignment.cpp
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2018-05-03 10:31:20 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2018-05-03 10:31:20 +0000
commit93c878c76b0656ac5b2532263115df1f806c7e52 (patch)
tree5738a8fb5376ae36f0a514711dbc0c7d4d05a849 /clang/test/CodeGenCXX/move-assignment.cpp
parentf161de4e7d2d2ba79d0e662f39839d95683a2ad3 (diff)
downloadbcm5719-llvm-93c878c76b0656ac5b2532263115df1f806c7e52.tar.gz
bcm5719-llvm-93c878c76b0656ac5b2532263115df1f806c7e52.zip
[X86] Split WriteVecIMul/WriteVecPMULLD/WriteMPSAD/WritePSADBW into XMM and YMM/ZMM scheduler classes
Also retagged VDBPSADBW instructions as SchedWritePSADBW instead of SchedWriteVecIMul which matches the behaviour on SkylakeServer (the only thing that supports it...) llvm-svn: 331445
Diffstat (limited to 'clang/test/CodeGenCXX/move-assignment.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud