summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGenCXX/attr.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-10-05 22:30:23 +0000
committerJim Grosbach <grosbach@apple.com>2009-10-05 22:30:23 +0000
commit2dfb5da6bb727b12bc3ff485a243d63b5cef3545 (patch)
treef67879b70ed4e73db247e278315f26bfa40fd63f /clang/test/CodeGenCXX/attr.cpp
parent084a654334c36b42a45723afa5f97d615ee4cc28 (diff)
downloadbcm5719-llvm-2dfb5da6bb727b12bc3ff485a243d63b5cef3545.tar.gz
bcm5719-llvm-2dfb5da6bb727b12bc3ff485a243d63b5cef3545.zip
In Thumb1, the register scavenger is not always able to use an emergency
spill slot. When frame references are via the frame pointer, they will be negative, but Thumb1 load/store instructions only allow positive immediate offsets. Instead, Thumb1 will spill to R12. llvm-svn: 83336
Diffstat (limited to 'clang/test/CodeGenCXX/attr.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud