summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGen
diff options
context:
space:
mode:
authorJuergen Ributzka <juergen@apple.com>2014-08-13 22:53:29 +0000
committerJuergen Ributzka <juergen@apple.com>2014-08-13 22:53:29 +0000
commit98347d902e584792df8438f5f3b8cde190dd8d2b (patch)
tree1393d310182c995606d7d971375406abe35da5f1 /clang/test/CodeGen
parent70d8170711ae4534788cac69e311bdd4ae175a89 (diff)
downloadbcm5719-llvm-98347d902e584792df8438f5f3b8cde190dd8d2b.tar.gz
bcm5719-llvm-98347d902e584792df8438f5f3b8cde190dd8d2b.zip
[FastISel][AArch64] Add support for more addressing modes.
FastISel didn't take much advantage of the different addressing modes available to it on AArch64. This commit allows the ComputeAddress method to recognize more addressing modes that allows shifts and sign-/zero-extensions to be folded into the memory operation itself. For Example: lsl x1, x1, #3 --> ldr x0, [x0, x1, lsl #3] ldr x0, [x0, x1] sxtw x1, w1 lsl x1, x1, #3 --> ldr x0, [x0, x1, sxtw #3] ldr x0, [x0, x1] llvm-svn: 215597
Diffstat (limited to 'clang/test/CodeGen')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud