diff options
| author | Chad Rosier <mcrosier@codeaurora.org> | 2014-11-17 16:34:47 +0000 |
|---|---|---|
| committer | Chad Rosier <mcrosier@codeaurora.org> | 2014-11-17 16:34:47 +0000 |
| commit | 0837f63fd2f00ab32b98ec18ba6adf6be7fa003e (patch) | |
| tree | 11d62c201547a460f74c3e023c6ef2c9d099c9f2 /clang/test/CodeGen/builtins-arm-exclusive.c | |
| parent | 4bc58540c92d3cd5e267cffb1fb4a255c34fd7b3 (diff) | |
| download | bcm5719-llvm-0837f63fd2f00ab32b98ec18ba6adf6be7fa003e.tar.gz bcm5719-llvm-0837f63fd2f00ab32b98ec18ba6adf6be7fa003e.zip | |
[Reassociate] Update test cases due to r222142.
llvm-svn: 222144
Diffstat (limited to 'clang/test/CodeGen/builtins-arm-exclusive.c')
| -rw-r--r-- | clang/test/CodeGen/builtins-arm-exclusive.c | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/clang/test/CodeGen/builtins-arm-exclusive.c b/clang/test/CodeGen/builtins-arm-exclusive.c index 2b10238c0f4..e2df429e3d3 100644 --- a/clang/test/CodeGen/builtins-arm-exclusive.c +++ b/clang/test/CodeGen/builtins-arm-exclusive.c @@ -94,7 +94,7 @@ int test_ldrex(char *addr, long long *addr64, float *addrfloat) { // CHECK: [[RESHI64:%.*]] = zext i32 [[RESHI]] to i64 // CHECK: [[RESLO64:%.*]] = zext i32 [[RESLO]] to i64 // CHECK: [[RESHIHI:%.*]] = shl nuw i64 [[RESHI64]], 32 -// CHECK: [[INTRES:%.*]] = or i64 [[RESHIHI]], [[RESLO64]] +// CHECK: [[INTRES:%.*]] = or i64 [[RESLO64]], [[RESHIHI]] // CHECK: bitcast i64 [[INTRES]] to double // CHECK-ARM64: [[INTRES:%.*]] = tail call i64 @llvm.aarch64.ldxr.p0i64(i64* [[ADDR64]]) @@ -178,7 +178,7 @@ int test_ldaex(char *addr, long long *addr64, float *addrfloat) { // CHECK: [[RESHI64:%.*]] = zext i32 [[RESHI]] to i64 // CHECK: [[RESLO64:%.*]] = zext i32 [[RESLO]] to i64 // CHECK: [[RESHIHI:%.*]] = shl nuw i64 [[RESHI64]], 32 -// CHECK: [[INTRES:%.*]] = or i64 [[RESHIHI]], [[RESLO64]] +// CHECK: [[INTRES:%.*]] = or i64 [[RESLO64]], [[RESHIHI]] // CHECK: bitcast i64 [[INTRES]] to double // CHECK-ARM64: [[INTRES:%.*]] = tail call i64 @llvm.aarch64.ldaxr.p0i64(i64* [[ADDR64]]) @@ -323,7 +323,7 @@ __int128 test_ldrex_128(__int128 *addr) { // CHECK-ARM64: [[RESHI64:%.*]] = zext i64 [[RESHI]] to i128 // CHECK-ARM64: [[RESLO64:%.*]] = zext i64 [[RESLO]] to i128 // CHECK-ARM64: [[RESHIHI:%.*]] = shl nuw i128 [[RESHI64]], 64 -// CHECK-ARM64: [[INTRES:%.*]] = or i128 [[RESHIHI]], [[RESLO64]] +// CHECK-ARM64: [[INTRES:%.*]] = or i128 [[RESLO64]], [[RESHIHI]] // CHECK-ARM64: ret i128 [[INTRES]] } @@ -349,7 +349,7 @@ __int128 test_ldaex_128(__int128 *addr) { // CHECK-ARM64: [[RESHI64:%.*]] = zext i64 [[RESHI]] to i128 // CHECK-ARM64: [[RESLO64:%.*]] = zext i64 [[RESLO]] to i128 // CHECK-ARM64: [[RESHIHI:%.*]] = shl nuw i128 [[RESHI64]], 64 -// CHECK-ARM64: [[INTRES:%.*]] = or i128 [[RESHIHI]], [[RESLO64]] +// CHECK-ARM64: [[INTRES:%.*]] = or i128 [[RESLO64]], [[RESHIHI]] // CHECK-ARM64: ret i128 [[INTRES]] } |
