summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGen/avx512vbmi2-builtins.c
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-01-28 07:03:10 +0000
committerCraig Topper <craig.topper@intel.com>2019-01-28 07:03:10 +0000
commit07b6d3de1b7aefa3f2cb9c8cdc8b2db0a8b7f3fc (patch)
tree8d21ad44bb9d8eff85592539909df1791b1970a1 /clang/test/CodeGen/avx512vbmi2-builtins.c
parent453150bc18d74c2ebbef8f780b3b9d2e6278a529 (diff)
downloadbcm5719-llvm-07b6d3de1b7aefa3f2cb9c8cdc8b2db0a8b7f3fc.tar.gz
bcm5719-llvm-07b6d3de1b7aefa3f2cb9c8cdc8b2db0a8b7f3fc.zip
[X86] Add new variadic avx512 compress/expand intrinsics that use vXi1 types for the mask argument.
Custom lower the builtins to these intrinsics. This enables the middle end to optimize out bitcasts for the masks. llvm-svn: 352344
Diffstat (limited to 'clang/test/CodeGen/avx512vbmi2-builtins.c')
-rw-r--r--clang/test/CodeGen/avx512vbmi2-builtins.c16
1 files changed, 8 insertions, 8 deletions
diff --git a/clang/test/CodeGen/avx512vbmi2-builtins.c b/clang/test/CodeGen/avx512vbmi2-builtins.c
index 304561d9fa8..d4812695e58 100644
--- a/clang/test/CodeGen/avx512vbmi2-builtins.c
+++ b/clang/test/CodeGen/avx512vbmi2-builtins.c
@@ -4,25 +4,25 @@
__m512i test_mm512_mask_compress_epi16(__m512i __S, __mmask32 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_mask_compress_epi16
- // CHECK: @llvm.x86.avx512.mask.compress.w.512
+ // CHECK: @llvm.x86.avx512.mask.compress
return _mm512_mask_compress_epi16(__S, __U, __D);
}
__m512i test_mm512_maskz_compress_epi16(__mmask32 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_maskz_compress_epi16
- // CHECK: @llvm.x86.avx512.mask.compress.w.512
+ // CHECK: @llvm.x86.avx512.mask.compress
return _mm512_maskz_compress_epi16(__U, __D);
}
__m512i test_mm512_mask_compress_epi8(__m512i __S, __mmask64 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_mask_compress_epi8
- // CHECK: @llvm.x86.avx512.mask.compress.b.512
+ // CHECK: @llvm.x86.avx512.mask.compress
return _mm512_mask_compress_epi8(__S, __U, __D);
}
__m512i test_mm512_maskz_compress_epi8(__mmask64 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_maskz_compress_epi8
- // CHECK: @llvm.x86.avx512.mask.compress.b.512
+ // CHECK: @llvm.x86.avx512.mask.compress
return _mm512_maskz_compress_epi8(__U, __D);
}
@@ -40,25 +40,25 @@ void test_mm512_mask_compressstoreu_epi8(void *__P, __mmask64 __U, __m512i __D)
__m512i test_mm512_mask_expand_epi16(__m512i __S, __mmask32 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_mask_expand_epi16
- // CHECK: @llvm.x86.avx512.mask.expand.w.512
+ // CHECK: @llvm.x86.avx512.mask.expand
return _mm512_mask_expand_epi16(__S, __U, __D);
}
__m512i test_mm512_maskz_expand_epi16(__mmask32 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_maskz_expand_epi16
- // CHECK: @llvm.x86.avx512.mask.expand.w.512
+ // CHECK: @llvm.x86.avx512.mask.expand
return _mm512_maskz_expand_epi16(__U, __D);
}
__m512i test_mm512_mask_expand_epi8(__m512i __S, __mmask64 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_mask_expand_epi8
- // CHECK: @llvm.x86.avx512.mask.expand.b.512
+ // CHECK: @llvm.x86.avx512.mask.expand
return _mm512_mask_expand_epi8(__S, __U, __D);
}
__m512i test_mm512_maskz_expand_epi8(__mmask64 __U, __m512i __D) {
// CHECK-LABEL: @test_mm512_maskz_expand_epi8
- // CHECK: @llvm.x86.avx512.mask.expand.b.512
+ // CHECK: @llvm.x86.avx512.mask.expand
return _mm512_maskz_expand_epi8(__U, __D);
}
OpenPOWER on IntegriCloud