diff options
author | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-02-22 09:05:41 +0000 |
---|---|---|
committer | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-02-22 09:05:41 +0000 |
commit | 38a27277641a93764217e5706d1a50731a75cbdf (patch) | |
tree | b08d15d76df6ebbfc035c8a1b7aeaa5f99f1198c /clang/test/CodeGen/avx512f-builtins.c | |
parent | 84f2f18cfd0f8a94f355a63c0f070368dcb843c4 (diff) | |
download | bcm5719-llvm-38a27277641a93764217e5706d1a50731a75cbdf.tar.gz bcm5719-llvm-38a27277641a93764217e5706d1a50731a75cbdf.zip |
[CLANG] [AVX512] [BUILTIN] Adding prol{d|q|w}{128|256|512} builtin to clang .
Differential Revision: http://reviews.llvm.org/D16985
llvm-svn: 261516
Diffstat (limited to 'clang/test/CodeGen/avx512f-builtins.c')
-rw-r--r-- | clang/test/CodeGen/avx512f-builtins.c | 39 |
1 files changed, 38 insertions, 1 deletions
diff --git a/clang/test/CodeGen/avx512f-builtins.c b/clang/test/CodeGen/avx512f-builtins.c index 457f5968a6d..fbf82500153 100644 --- a/clang/test/CodeGen/avx512f-builtins.c +++ b/clang/test/CodeGen/avx512f-builtins.c @@ -2078,4 +2078,41 @@ __m512i test_mm512_maskz_cvtepu16_epi64(__mmask8 __U, __m128i __A) { // CHECK-LABEL: @test_mm512_maskz_cvtepu16_epi64 // CHECK: @llvm.x86.avx512.mask.pmovzxw.q.512 return _mm512_maskz_cvtepu16_epi64(__U, __A); -}
\ No newline at end of file +} + + +__m512i test_mm512_rol_epi32(__m512i __A) { + // CHECK-LABEL: @test_mm512_rol_epi32 + // CHECK: @llvm.x86.avx512.mask.prol.d.512 + return _mm512_rol_epi32(__A, 5); +} + +__m512i test_mm512_mask_rol_epi32(__m512i __W, __mmask16 __U, __m512i __A) { + // CHECK-LABEL: @test_mm512_mask_rol_epi32 + // CHECK: @llvm.x86.avx512.mask.prol.d.512 + return _mm512_mask_rol_epi32(__W, __U, __A, 5); +} + +__m512i test_mm512_maskz_rol_epi32(__mmask16 __U, __m512i __A) { + // CHECK-LABEL: @test_mm512_maskz_rol_epi32 + // CHECK: @llvm.x86.avx512.mask.prol.d.512 + return _mm512_maskz_rol_epi32(__U, __A, 5); +} + +__m512i test_mm512_rol_epi64(__m512i __A) { + // CHECK-LABEL: @test_mm512_rol_epi64 + // CHECK: @llvm.x86.avx512.mask.prol.q.512 + return _mm512_rol_epi64(__A, 5); +} + +__m512i test_mm512_mask_rol_epi64(__m512i __W, __mmask8 __U, __m512i __A) { + // CHECK-LABEL: @test_mm512_mask_rol_epi64 + // CHECK: @llvm.x86.avx512.mask.prol.q.512 + return _mm512_mask_rol_epi64(__W, __U, __A, 5); +} + +__m512i test_mm512_maskz_rol_epi64(__mmask8 __U, __m512i __A) { + // CHECK-LABEL: @test_mm512_maskz_rol_epi64 + // CHECK: @llvm.x86.avx512.mask.prol.q.512 + return _mm512_maskz_rol_epi64(__U, __A, 5); +} |