summaryrefslogtreecommitdiffstats
path: root/clang/test/CodeGen/arm-neon-numeric-maxmin.c
diff options
context:
space:
mode:
authorChandler Carruth <chandlerc@gmail.com>2014-09-05 10:36:31 +0000
committerChandler Carruth <chandlerc@gmail.com>2014-09-05 10:36:31 +0000
commit19cbf0e2c4076a8e31c0b9ddc25cf45e65c76b92 (patch)
tree763b3b66abeec8fd1d5bec9f46820282c74e8e55 /clang/test/CodeGen/arm-neon-numeric-maxmin.c
parent90ebc98e3da2024c5a7979cf61dae3ec6c1df550 (diff)
downloadbcm5719-llvm-19cbf0e2c4076a8e31c0b9ddc25cf45e65c76b92.tar.gz
bcm5719-llvm-19cbf0e2c4076a8e31c0b9ddc25cf45e65c76b92.zip
[x86] Factor out the zero vector insertion logic in the new vector
shuffle lowering for integer vectors and share it from v4i32, v8i16, and v16i8 code paths. Ironically, the SSE2 v16i8 code for this is now better than the SSSE3! =] Will have to fix the SSSE3 code next to just using a single pshufb. llvm-svn: 217240
Diffstat (limited to 'clang/test/CodeGen/arm-neon-numeric-maxmin.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud