diff options
| author | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2010-06-16 21:29:40 +0000 |
|---|---|---|
| committer | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2010-06-16 21:29:40 +0000 |
| commit | 207cd4bbd700509a8e7c7545e65ab217e0853745 (patch) | |
| tree | 93fb79ce0f6de428fffd85ff97421353d18433e7 /clang/test/CodeCompletion/using.cpp | |
| parent | 64c235e4c68a8f2bad5d26ea429b91b4e83f1de6 (diff) | |
| download | bcm5719-llvm-207cd4bbd700509a8e7c7545e65ab217e0853745.tar.gz bcm5719-llvm-207cd4bbd700509a8e7c7545e65ab217e0853745.zip | |
Allow a register to be redefined multiple times in a basic block.
LiveVariableAnalysis was a bit picky about a register only being redefined once,
but that really isn't necessary.
Here is an example of chained INSERT_SUBREGs that we can handle now:
68 %reg1040<def> = INSERT_SUBREG %reg1040, %reg1028<kill>, 14
register: %reg1040 +[70,134:0)
76 %reg1040<def> = INSERT_SUBREG %reg1040, %reg1029<kill>, 13
register: %reg1040 replace range with [70,78:1) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,134:0) 0@78-(134) 1@70-(78)
84 %reg1040<def> = INSERT_SUBREG %reg1040, %reg1030<kill>, 12
register: %reg1040 replace range with [78,86:2) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,86:2)[86,134:0) 0@86-(134) 1@70-(78) 2@78-(86)
92 %reg1040<def> = INSERT_SUBREG %reg1040, %reg1031<kill>, 11
register: %reg1040 replace range with [86,94:3) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,86:2)[86,94:3)[94,134:0) 0@94-(134) 1@70-(78) 2@78-(86) 3@86-(94)
rdar://problem/8096390
llvm-svn: 106152
Diffstat (limited to 'clang/test/CodeCompletion/using.cpp')
0 files changed, 0 insertions, 0 deletions
