diff options
| author | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-05-16 18:57:24 +0000 |
|---|---|---|
| committer | Michael Zuckerman <Michael.zuckerman@intel.com> | 2016-05-16 18:57:24 +0000 |
| commit | bf05a4589e28521d7a43bd4068aaf426979987cc (patch) | |
| tree | 67a7a5a5573bcd692dce13327a6461545560fc21 /clang/lib | |
| parent | 2c059a55e26e12afe4576c40ce48be58b743e83b (diff) | |
| download | bcm5719-llvm-bf05a4589e28521d7a43bd4068aaf426979987cc.tar.gz bcm5719-llvm-bf05a4589e28521d7a43bd4068aaf426979987cc.zip | |
[Clang][AVX512] completing missing intrinsics for [vpabs] instruction set
Differential Revision: http://reviews.llvm.org/D20069
llvm-svn: 269680
Diffstat (limited to 'clang/lib')
| -rw-r--r-- | clang/lib/Headers/avx512fintrin.h | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/clang/lib/Headers/avx512fintrin.h b/clang/lib/Headers/avx512fintrin.h index 56f67ad1b8e..15cfd886e3b 100644 --- a/clang/lib/Headers/avx512fintrin.h +++ b/clang/lib/Headers/avx512fintrin.h @@ -1631,6 +1631,23 @@ _mm512_abs_epi64(__m512i __A) (__mmask8) -1); } +static __inline__ __m512i __DEFAULT_FN_ATTRS +_mm512_mask_abs_epi64 (__m512i __W, __mmask8 __U, __m512i __A) +{ + return (__m512i) __builtin_ia32_pabsq512_mask ((__v8di) __A, + (__v8di) __W, + (__mmask8) __U); +} + +static __inline__ __m512i __DEFAULT_FN_ATTRS +_mm512_maskz_abs_epi64 (__mmask8 __U, __m512i __A) +{ + return (__m512i) __builtin_ia32_pabsq512_mask ((__v8di) __A, + (__v8di) + _mm512_setzero_si512 (), + (__mmask8) __U); +} + static __inline __m512i __DEFAULT_FN_ATTRS _mm512_abs_epi32(__m512i __A) { @@ -1640,6 +1657,23 @@ _mm512_abs_epi32(__m512i __A) (__mmask16) -1); } +static __inline__ __m512i __DEFAULT_FN_ATTRS +_mm512_mask_abs_epi32 (__m512i __W, __mmask16 __U, __m512i __A) +{ + return (__m512i) __builtin_ia32_pabsd512_mask ((__v16si) __A, + (__v16si) __W, + (__mmask16) __U); +} + +static __inline__ __m512i __DEFAULT_FN_ATTRS +_mm512_maskz_abs_epi32 (__mmask16 __U, __m512i __A) +{ + return (__m512i) __builtin_ia32_pabsd512_mask ((__v16si) __A, + (__v16si) + _mm512_setzero_si512 (), + (__mmask16) __U); +} + static __inline__ __m128 __DEFAULT_FN_ATTRS _mm_mask_add_ss(__m128 __W, __mmask8 __U,__m128 __A, __m128 __B) { return (__m128) __builtin_ia32_addss_round_mask ((__v4sf) __A, |
