summaryrefslogtreecommitdiffstats
path: root/clang/lib
diff options
context:
space:
mode:
authorDaniel Dunbar <daniel@zuster.org>2010-08-11 02:17:11 +0000
committerDaniel Dunbar <daniel@zuster.org>2010-08-11 02:17:11 +0000
commit256e1f3ad05d6ffe89f7e64a65ee5e753ddb228c (patch)
treea036aed4d869f7a08b4b48b53206bf402ecfbaa1 /clang/lib
parent836a7e8468a76320bbdce9752b7d4aef9b5afdf2 (diff)
downloadbcm5719-llvm-256e1f3ad05d6ffe89f7e64a65ee5e753ddb228c.tar.gz
bcm5719-llvm-256e1f3ad05d6ffe89f7e64a65ee5e753ddb228c.zip
ARM: Swap which registers we consider real / aliases to match LLVM and llvm-gcc.
llvm-svn: 110774
Diffstat (limited to 'clang/lib')
-rw-r--r--clang/lib/Basic/Targets.cpp11
1 files changed, 5 insertions, 6 deletions
diff --git a/clang/lib/Basic/Targets.cpp b/clang/lib/Basic/Targets.cpp
index 40a029673e5..3eee5c07d66 100644
--- a/clang/lib/Basic/Targets.cpp
+++ b/clang/lib/Basic/Targets.cpp
@@ -1788,17 +1788,16 @@ public:
const char * const ARMTargetInfo::GCCRegNames[] = {
"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
- "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
+ "r8", "r9", "r10", "r11", "r12", "sp", "lr", "pc"
};
void ARMTargetInfo::getGCCRegNames(const char * const *&Names,
- unsigned &NumNames) const {
+ unsigned &NumNames) const {
Names = GCCRegNames;
NumNames = llvm::array_lengthof(GCCRegNames);
}
const TargetInfo::GCCRegAlias ARMTargetInfo::GCCRegAliases[] = {
-
{ { "a1" }, "r0" },
{ { "a2" }, "r1" },
{ { "a3" }, "r2" },
@@ -1812,9 +1811,9 @@ const TargetInfo::GCCRegAlias ARMTargetInfo::GCCRegAliases[] = {
{ { "sl" }, "r10" },
{ { "fp" }, "r11" },
{ { "ip" }, "r12" },
- { { "sp" }, "r13" },
- { { "lr" }, "r14" },
- { { "pc" }, "r15" },
+ { { "r13" }, "sp" },
+ { { "r14" }, "lr" },
+ { { "r15" }, "pc" },
};
void ARMTargetInfo::getGCCRegAliases(const GCCRegAlias *&Aliases,
OpenPOWER on IntegriCloud