summaryrefslogtreecommitdiffstats
path: root/clang/lib/Serialization/ASTReaderDecl.cpp
diff options
context:
space:
mode:
authorAyman Musa <ayman.musa@intel.com>2017-03-07 08:11:19 +0000
committerAyman Musa <ayman.musa@intel.com>2017-03-07 08:11:19 +0000
commit850fc977c807984bcc583e1dede4b9113f1657c3 (patch)
tree505434c15a722dc53875500f702e18af6c76eeae /clang/lib/Serialization/ASTReaderDecl.cpp
parentac5a2c43af283fba87887de67f05c547c9fd1778 (diff)
downloadbcm5719-llvm-850fc977c807984bcc583e1dede4b9113f1657c3.tar.gz
bcm5719-llvm-850fc977c807984bcc583e1dede4b9113f1657c3.zip
[X86][AVX512] Adding new LLVM TableGen backend which generates the EVEX2VEX compressing tables.
X86EvexToVex machine instruction pass compresses EVEX encoded instructions by replacing them with their identical VEX encoded instructions when possible. It uses manually supported 2 large tables that map the EVEX instructions to their VEX ideticals. This TableGen backend replaces the tables by automatically generating them. Differential Revision: https://reviews.llvm.org/D30451 llvm-svn: 297127
Diffstat (limited to 'clang/lib/Serialization/ASTReaderDecl.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud