summaryrefslogtreecommitdiffstats
path: root/clang/lib/Index/CodegenNameGenerator.cpp
diff options
context:
space:
mode:
authorDaniel Sanders <daniel_l_sanders@apple.com>2019-09-05 20:26:02 +0000
committerDaniel Sanders <daniel_l_sanders@apple.com>2019-09-05 20:26:02 +0000
commitf8032379267b06191233971f33df40cb5cafe6d9 (patch)
tree4ec2232699dd564af31ae07583a1fd1c89fc6545 /clang/lib/Index/CodegenNameGenerator.cpp
parente55c4f33ec5309c65578c8a1fda3389f80d2053a (diff)
downloadbcm5719-llvm-f8032379267b06191233971f33df40cb5cafe6d9.tar.gz
bcm5719-llvm-f8032379267b06191233971f33df40cb5cafe6d9.zip
[globalisel][knownbits] Account for missing type constraints
Now that we look through copies, it's possible to visit registers that have a register class constraint but not a type constraint. Avoid looking through copies when this occurs as the SrcReg won't be able to determine it's bit width or any known bits. Along the same lines, if the initial query is on a register that doesn't have a type constraint then the result is a default-constructed KnownBits, that is, a 1-bit fully-unknown value. llvm-svn: 371116
Diffstat (limited to 'clang/lib/Index/CodegenNameGenerator.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud