summaryrefslogtreecommitdiffstats
path: root/clang/lib/Frontend/ASTUnit.cpp
diff options
context:
space:
mode:
authorDouglas Gregor <dgregor@apple.com>2011-11-30 04:39:39 +0000
committerDouglas Gregor <dgregor@apple.com>2011-11-30 04:39:39 +0000
commitf7a700fd01deb5b8fc6835cba99c7251e7aafe8f (patch)
tree973c0ab7f112a8e4f62d4d65bdc741be3b98bb9d /clang/lib/Frontend/ASTUnit.cpp
parent1805b8a42f1a636f6f8c0adb276cc610ac009a2b (diff)
downloadbcm5719-llvm-f7a700fd01deb5b8fc6835cba99c7251e7aafe8f.tar.gz
bcm5719-llvm-f7a700fd01deb5b8fc6835cba99c7251e7aafe8f.zip
When writing a module file, pass the module through to the AST
writer. No functionality change. llvm-svn: 145479
Diffstat (limited to 'clang/lib/Frontend/ASTUnit.cpp')
-rw-r--r--clang/lib/Frontend/ASTUnit.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/clang/lib/Frontend/ASTUnit.cpp b/clang/lib/Frontend/ASTUnit.cpp
index e08417ddcf0..7436efba413 100644
--- a/clang/lib/Frontend/ASTUnit.cpp
+++ b/clang/lib/Frontend/ASTUnit.cpp
@@ -924,7 +924,7 @@ class PrecompilePreambleConsumer : public PCHGenerator {
public:
PrecompilePreambleConsumer(ASTUnit &Unit, const Preprocessor &PP,
StringRef isysroot, raw_ostream *Out)
- : PCHGenerator(PP, "", /*IsModule=*/false, isysroot, Out), Unit(Unit),
+ : PCHGenerator(PP, "", 0, isysroot, Out), Unit(Unit),
Hash(Unit.getCurrentTopLevelHashValue()) {
Hash = 0;
}
@@ -2423,7 +2423,7 @@ bool ASTUnit::serialize(raw_ostream &OS) {
llvm::BitstreamWriter Stream(Buffer);
ASTWriter Writer(Stream);
// FIXME: Handle modules
- Writer.WriteAST(getSema(), 0, std::string(), /*IsModule=*/false, "");
+ Writer.WriteAST(getSema(), 0, std::string(), 0, "");
// Write the generated bitstream to "Out".
if (!Buffer.empty())
OpenPOWER on IntegriCloud