summaryrefslogtreecommitdiffstats
path: root/clang/lib/CodeGen/CodeGenModule.cpp
diff options
context:
space:
mode:
authorRichard Osborne <richard@xmos.com>2013-04-04 19:57:46 +0000
committerRichard Osborne <richard@xmos.com>2013-04-04 19:57:46 +0000
commitf18d95f756b745a6d96d03b6b800714f18e639db (patch)
treee0cd354078311f3bc17d58c9cbe3fd34b972ce68 /clang/lib/CodeGen/CodeGenModule.cpp
parent3ab4db67f743d120ca1c3a6b09b6544ee965c851 (diff)
downloadbcm5719-llvm-f18d95f756b745a6d96d03b6b800714f18e639db.tar.gz
bcm5719-llvm-f18d95f756b745a6d96d03b6b800714f18e639db.zip
[XCore] The RRegs register class is a superset of GRRegs.
At the time when the XCore backend was added there were some issues with with overlapping register classes but these all seem to be fixed now. Describing the register classes correctly allow us to get rid of a codegen only instruction (LDAWSP_lru6_RRegs) and it means we can disassemble ru6 instructions that use registers above r11. llvm-svn: 178782
Diffstat (limited to 'clang/lib/CodeGen/CodeGenModule.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud