summaryrefslogtreecommitdiffstats
path: root/clang/lib/CodeGen/CodeGenModule.cpp
diff options
context:
space:
mode:
authorGreg Clayton <gclayton@apple.com>2013-01-21 22:17:50 +0000
committerGreg Clayton <gclayton@apple.com>2013-01-21 22:17:50 +0000
commitce1ffcf8a2b104f688b511d60f18b0fe2b1645d0 (patch)
tree9325073ae92aa664cc6952879f70ed049ecfcd7d /clang/lib/CodeGen/CodeGenModule.cpp
parent304f6f0a5900c1ce06c2b26416dae56143f20147 (diff)
downloadbcm5719-llvm-ce1ffcf8a2b104f688b511d60f18b0fe2b1645d0.tar.gz
bcm5719-llvm-ce1ffcf8a2b104f688b511d60f18b0fe2b1645d0.zip
<rdar://problem/13020634>
Fixed the 32, 16, and 8 bit pseudo regs for x86_64 (real reg of "rax" which subvalues "eax", "ax", etc...) to correctly get updated when stepping. Also fixed it so actual registers can specify what other registers must be invalidated when a register is modified. Previously, only pseudo registers could invalidate other registers. Modified the LLDB qRegisterInfo extension to the GDB remote interface to support specifying the containing registers with the new "container-regs" key whose value is a comma separated list of register numbers. Also added a "invalidate-regs" key whose value is also a comma separated list of register numbers. Removed the hack GDBRemoteDynamicRegisterInfo::Addx86_64ConvenienceRegisters() function and modified "debugserver" to specify the registers correctly using the new "container-regs" and "invalidate-regs" keys. llvm-svn: 173096
Diffstat (limited to 'clang/lib/CodeGen/CodeGenModule.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud