summaryrefslogtreecommitdiffstats
path: root/clang/lib/Checker/MemRegion.cpp
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2010-07-06 23:36:25 +0000
committerBob Wilson <bob.wilson@apple.com>2010-07-06 23:36:25 +0000
commit3ed511bc6b6beec47e5a6849968860f5fb4a1021 (patch)
treee62f4ef9f513542cd4f2ecf6b48836b308648edb /clang/lib/Checker/MemRegion.cpp
parent364f1167cb94de337f56f115e07335ac28bf213a (diff)
downloadbcm5719-llvm-3ed511bc6b6beec47e5a6849968860f5fb4a1021.tar.gz
bcm5719-llvm-3ed511bc6b6beec47e5a6849968860f5fb4a1021.zip
Use REG_SEQUENCE nodes to make the table registers for VTBL instructions be
allocated to consecutive registers. llvm-svn: 107730
Diffstat (limited to 'clang/lib/Checker/MemRegion.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud