diff options
| author | Craig Topper <craig.topper@intel.com> | 2018-02-16 18:51:09 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2018-02-16 18:51:09 +0000 |
| commit | de565fc73e9047a3044e8680c88aa6a3530a16e6 (patch) | |
| tree | cdd81832ecc23ade8fad9d77172543e883008389 /clang/lib/AST/ASTContext.cpp | |
| parent | 3d1f4b954d888a30e2aa09848b0c696dfa20b787 (diff) | |
| download | bcm5719-llvm-de565fc73e9047a3044e8680c88aa6a3530a16e6.tar.gz bcm5719-llvm-de565fc73e9047a3044e8680c88aa6a3530a16e6.zip | |
[X86] Only reorder srl/and on last DAG combiner run
This seems to interfere with a target independent brcond combine that looks for the (srl (and X, C1), C2) pattern to enable TEST instructions. Once we flip, that combine doesn't fire and we end up exposing it to the X86 specific BT combine which causes us to emit a BT instruction. BT has lower throughput than TEST.
We could try to make the brcond combine aware of the alternate pattern, but since the flip was just a code size reduction and not likely to enable other combines, it seemed easier to just delay it until after lowering.
Differential Revision: https://reviews.llvm.org/D43201
llvm-svn: 325371
Diffstat (limited to 'clang/lib/AST/ASTContext.cpp')
0 files changed, 0 insertions, 0 deletions
