summaryrefslogtreecommitdiffstats
path: root/clang/INPUTS/all-std-headers.cpp
diff options
context:
space:
mode:
authorStepan Dyatkovskiy <stpworld@narod.ru>2014-04-03 11:29:15 +0000
committerStepan Dyatkovskiy <stpworld@narod.ru>2014-04-03 11:29:15 +0000
commit6207a4dadcd0c050a3a3795d22e67da5efdeb82a (patch)
treebb96c3620b8476e83a8fb750661d2ea64b1315ac /clang/INPUTS/all-std-headers.cpp
parenta3106e6847e4829ca4f5419873a1838ef902c88d (diff)
downloadbcm5719-llvm-6207a4dadcd0c050a3a3795d22e67da5efdeb82a.tar.gz
bcm5719-llvm-6207a4dadcd0c050a3a3795d22e67da5efdeb82a.zip
PR19320:
The trouble as in ARMAsmParser, in ParseInstruction method. It assumes that ARM::R12 + 1 == ARM::SP. It is wrong, since ARM::<Register> codes are generated by tablegen and actually could be any random numbers. llvm-svn: 205524
Diffstat (limited to 'clang/INPUTS/all-std-headers.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud