summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSanjoy Das <sanjoy@playingwithpointers.com>2016-04-19 06:24:58 +0000
committerSanjoy Das <sanjoy@playingwithpointers.com>2016-04-19 06:24:58 +0000
commitfe71ec771a3fd387831eed682af9463ba9d08bfd (patch)
tree7b19e117bf6d642068ffb5f2f3d34c9ba45381c6
parent7dcc97e7ac0a7184f527c77178ecc9db7b412dc8 (diff)
downloadbcm5719-llvm-fe71ec771a3fd387831eed682af9463ba9d08bfd.tar.gz
bcm5719-llvm-fe71ec771a3fd387831eed682af9463ba9d08bfd.zip
Disable the PatchableFunction pass for NVPTX & Wasm
PatchableFunction requires AllVRegsAllocated that these targets don't provide. llvm-svn: 266720
-rw-r--r--llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp1
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp1
2 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp b/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
index 19f74e4bcb2..60cbf793c9b 100644
--- a/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
+++ b/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
@@ -227,6 +227,7 @@ void NVPTXPassConfig::addIRPasses() {
disablePass(&LiveDebugValuesID);
disablePass(&PostRASchedulerID);
disablePass(&FuncletLayoutID);
+ disablePass(&PatchableFunctionID);
addPass(createNVVMReflectPass());
if (getOptLevel() != CodeGenOpt::None)
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp b/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
index 5b8e19bbd18..b9af361b86a 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
@@ -191,6 +191,7 @@ void WebAssemblyPassConfig::addPostRegAlloc() {
disablePass(&FuncletLayoutID);
disablePass(&StackMapLivenessID);
disablePass(&LiveDebugValuesID);
+ disablePass(&PatchableFunctionID);
if (getOptLevel() != CodeGenOpt::None) {
// Mark registers as representing wasm's expression stack.
OpenPOWER on IntegriCloud