summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-24 17:42:55 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-24 17:42:55 +0000
commitfd6f16fab9ff8317bea72f2b770cdda26cfe514d (patch)
treecc593e5e4b728eede06a68e40f5b478e32e72f34
parent427ee8b5f31660d73396bab9fb6558dc5f71bca8 (diff)
downloadbcm5719-llvm-fd6f16fab9ff8317bea72f2b770cdda26cfe514d.tar.gz
bcm5719-llvm-fd6f16fab9ff8317bea72f2b770cdda26cfe514d.zip
SubRegIndex'ize MSP430
llvm-svn: 104513
-rw-r--r--llvm/lib/Target/MSP430/MSP430RegisterInfo.td5
1 files changed, 4 insertions, 1 deletions
diff --git a/llvm/lib/Target/MSP430/MSP430RegisterInfo.td b/llvm/lib/Target/MSP430/MSP430RegisterInfo.td
index 4078626ea2d..db3f0e789ab 100644
--- a/llvm/lib/Target/MSP430/MSP430RegisterInfo.td
+++ b/llvm/lib/Target/MSP430/MSP430RegisterInfo.td
@@ -65,7 +65,10 @@ def : SubRegSet<1, [PCW, SPW, SRW, CGW, FPW,
[PCB, SPB, SRB, CGB, FPB,
R5B, R6B, R7B, R8B, R9B, R10B, R11B, R12B, R13B, R14B, R15B]>;
-def subreg_8bit : PatLeaf<(i32 1)>;
+def subreg_8bit : SubRegIndex {
+ let NumberHack = 1;
+ let Namespace = "MSP430";
+}
def GR8 : RegisterClass<"MSP430", [i8], 8,
// Volatile registers
OpenPOWER on IntegriCloud