summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-08-07 22:36:37 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-08-07 22:36:37 +0000
commitfb93be2b6f1bb883705b8c2c835c92583fb4952d (patch)
tree887edbc319b062c47154e8e79b7dd97ad63975bb
parent83eb9b0b0128388cbe1b6541abeb1aca5b5da2e1 (diff)
downloadbcm5719-llvm-fb93be2b6f1bb883705b8c2c835c92583fb4952d.tar.gz
bcm5719-llvm-fb93be2b6f1bb883705b8c2c835c92583fb4952d.zip
A big oops. Thumb1 default CC is a def of CPSR, not a use of CPSR.
llvm-svn: 78418
-rw-r--r--llvm/lib/Target/ARM/ARMBaseInstrInfo.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseInstrInfo.h b/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
index 0b809bd7477..9062c72db4f 100644
--- a/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
+++ b/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
@@ -268,7 +268,7 @@ const MachineInstrBuilder &AddDefaultCC(const MachineInstrBuilder &MIB) {
static inline
const MachineInstrBuilder &AddDefaultT1CC(const MachineInstrBuilder &MIB) {
- return MIB.addReg(ARM::CPSR);
+ return MIB.addReg(ARM::CPSR, getDefRegState(true));
}
static inline
OpenPOWER on IntegriCloud