diff options
author | Craig Topper <craig.topper@intel.com> | 2018-06-12 15:48:03 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@intel.com> | 2018-06-12 15:48:03 +0000 |
commit | ede97c95488a40c1e6cdbe99a3653afb88a60892 (patch) | |
tree | ba3ebc5d7dc32debdb772f803d38ff7fe6dd5439 | |
parent | 301855fb0d9398b84718f5ca34c9a55ad11aa14e (diff) | |
download | bcm5719-llvm-ede97c95488a40c1e6cdbe99a3653afb88a60892.tar.gz bcm5719-llvm-ede97c95488a40c1e6cdbe99a3653afb88a60892.zip |
[X86] Remove TB_ALIGN_16 from VEXTRACTF128/VEXTRACTI128 in the memory folding table.
llvm-svn: 334511
-rw-r--r-- | llvm/lib/Target/X86/X86InstrInfo.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86InstrInfo.cpp b/llvm/lib/Target/X86/X86InstrInfo.cpp index 25d229462d5..2036a94ed24 100644 --- a/llvm/lib/Target/X86/X86InstrInfo.cpp +++ b/llvm/lib/Target/X86/X86InstrInfo.cpp @@ -439,7 +439,7 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI) // AVX 128-bit versions of foldable instructions { X86::VEXTRACTPSrr,X86::VEXTRACTPSmr, TB_FOLDED_STORE }, - { X86::VEXTRACTF128rr, X86::VEXTRACTF128mr, TB_FOLDED_STORE | TB_ALIGN_16 }, + { X86::VEXTRACTF128rr, X86::VEXTRACTF128mr, TB_FOLDED_STORE }, { X86::VMOVAPDrr, X86::VMOVAPDmr, TB_FOLDED_STORE | TB_ALIGN_16 }, { X86::VMOVAPSrr, X86::VMOVAPSmr, TB_FOLDED_STORE | TB_ALIGN_16 }, { X86::VMOVDQArr, X86::VMOVDQAmr, TB_FOLDED_STORE | TB_ALIGN_16 }, @@ -454,7 +454,7 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI) { X86::VPEXTRQrr, X86::VPEXTRQmr, TB_FOLDED_STORE }, // AVX 256-bit foldable instructions - { X86::VEXTRACTI128rr, X86::VEXTRACTI128mr, TB_FOLDED_STORE | TB_ALIGN_16 }, + { X86::VEXTRACTI128rr, X86::VEXTRACTI128mr, TB_FOLDED_STORE }, { X86::VMOVAPDYrr, X86::VMOVAPDYmr, TB_FOLDED_STORE | TB_ALIGN_32 }, { X86::VMOVAPSYrr, X86::VMOVAPSYmr, TB_FOLDED_STORE | TB_ALIGN_32 }, { X86::VMOVDQAYrr, X86::VMOVDQAYmr, TB_FOLDED_STORE | TB_ALIGN_32 }, |