summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDaniel Dunbar <daniel@zuster.org>2009-08-04 16:46:12 +0000
committerDaniel Dunbar <daniel@zuster.org>2009-08-04 16:46:12 +0000
commited65bf420df53a3979a614fa55a80a77aa26ec39 (patch)
tree4acbbaa53eb0948985adbdd751f754f77a25fae4
parent19702bb05492116e00206b9b54666cb55bc6b3cf (diff)
downloadbcm5719-llvm-ed65bf420df53a3979a614fa55a80a77aa26ec39.tar.gz
bcm5719-llvm-ed65bf420df53a3979a614fa55a80a77aa26ec39.zip
Avoid compiler warning (in -Asserts mode)
llvm-svn: 78070
-rw-r--r--llvm/lib/Target/PIC16/PIC16ISelLowering.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/PIC16/PIC16ISelLowering.cpp b/llvm/lib/Target/PIC16/PIC16ISelLowering.cpp
index 87379a691ed..d627cbc22ca 100644
--- a/llvm/lib/Target/PIC16/PIC16ISelLowering.cpp
+++ b/llvm/lib/Target/PIC16/PIC16ISelLowering.cpp
@@ -1616,6 +1616,8 @@ SDValue PIC16TargetLowering::LowerSUB(SDValue Op, SelectionDAG &DAG) {
SDVTList Tys = DAG.getVTList(MVT::i8, MVT::Flag);
switch (Op.getOpcode()) {
+ default:
+ assert (0 && "Opcode unknown.");
case ISD::SUBE:
return DAG.getNode(Op.getOpcode(), dl, Tys, NewVal, Op.getOperand(1),
Op.getOperand(2));
@@ -1626,8 +1628,6 @@ SDValue PIC16TargetLowering::LowerSUB(SDValue Op, SelectionDAG &DAG) {
case ISD::SUB:
return DAG.getNode(Op.getOpcode(), dl, MVT::i8, NewVal, Op.getOperand(1));
break;
- default:
- assert (0 && "Opcode unknown.");
}
}
OpenPOWER on IntegriCloud