summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2014-06-23 20:28:43 +0000
committerJim Grosbach <grosbach@apple.com>2014-06-23 20:28:43 +0000
commite59c43dc21682b0b03b7ca334c011f5ab99c96cf (patch)
tree581e7fb2ddc6728c2bfb0e6eb57f40fbf6db478b
parent4fc2edb02393d98b94d1e164586bfe0b9b42b726 (diff)
downloadbcm5719-llvm-e59c43dc21682b0b03b7ca334c011f5ab99c96cf.tar.gz
bcm5719-llvm-e59c43dc21682b0b03b7ca334c011f5ab99c96cf.zip
Fix spelling. s/overloaed/overloaded/
llvm-svn: 211530
-rw-r--r--clang/lib/CodeGen/CGBuiltin.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/clang/lib/CodeGen/CGBuiltin.cpp b/clang/lib/CodeGen/CGBuiltin.cpp
index d9d1fd1041a..a177fd71c70 100644
--- a/clang/lib/CodeGen/CGBuiltin.cpp
+++ b/clang/lib/CodeGen/CGBuiltin.cpp
@@ -3762,7 +3762,7 @@ Value *CodeGenFunction::
emitVectorWrappedScalar8Intrinsic(unsigned Int, SmallVectorImpl<Value*> &Ops,
const char *Name) {
// i8 is not a legal types for AArch64, so we can't just use
- // a normal overloaed intrinsic call for these scalar types. Instead
+ // a normal overloaded intrinsic call for these scalar types. Instead
// we'll build 64-bit vectors w/ lane zero being our input values and
// perform the operation on that. The back end can pattern match directly
// to the scalar instruction.
@@ -3778,7 +3778,7 @@ Value *CodeGenFunction::
emitVectorWrappedScalar16Intrinsic(unsigned Int, SmallVectorImpl<Value*> &Ops,
const char *Name) {
// i16 is not a legal types for AArch64, so we can't just use
- // a normal overloaed intrinsic call for these scalar types. Instead
+ // a normal overloaded intrinsic call for these scalar types. Instead
// we'll build 64-bit vectors w/ lane zero being our input values and
// perform the operation on that. The back end can pattern match directly
// to the scalar instruction.
OpenPOWER on IntegriCloud