summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBill Schmidt <wschmidt@linux.vnet.ibm.com>2013-01-17 19:34:57 +0000
committerBill Schmidt <wschmidt@linux.vnet.ibm.com>2013-01-17 19:34:57 +0000
commitdee1ef8f53ab138dc7b1cb2d37b129f779d51701 (patch)
treef36519c8512d873b3fd7981e481048b00a602edf
parente343bc83f014e4d7092799f0d65d309f08e1aa5c (diff)
downloadbcm5719-llvm-dee1ef8f53ab138dc7b1cb2d37b129f779d51701.tar.gz
bcm5719-llvm-dee1ef8f53ab138dc7b1cb2d37b129f779d51701.zip
This patch fixes PR13626 by providing i128 support in the return
calling convention. 128-bit integers are now properly returned in GPR3 and GPR4 on PowerPC. llvm-svn: 172745
-rw-r--r--llvm/lib/Target/PowerPC/PPCCallingConv.td1
-rw-r--r--llvm/test/CodeGen/PowerPC/quadint-return.ll18
2 files changed, 19 insertions, 0 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCCallingConv.td b/llvm/lib/Target/PowerPC/PPCCallingConv.td
index 120e049f053..1633580c8a9 100644
--- a/llvm/lib/Target/PowerPC/PPCCallingConv.td
+++ b/llvm/lib/Target/PowerPC/PPCCallingConv.td
@@ -27,6 +27,7 @@ def RetCC_PPC : CallingConv<[
CCIfType<[i32], CCAssignToReg<[R3, R4, R5, R6, R7, R8, R9, R10]>>,
CCIfType<[i64], CCAssignToReg<[X3, X4, X5, X6]>>,
+ CCIfType<[i128], CCAssignToReg<[X3, X4, X5, X6]>>,
CCIfType<[f32], CCAssignToReg<[F1, F2]>>,
CCIfType<[f64], CCAssignToReg<[F1, F2, F3, F4]>>,
diff --git a/llvm/test/CodeGen/PowerPC/quadint-return.ll b/llvm/test/CodeGen/PowerPC/quadint-return.ll
new file mode 100644
index 00000000000..36c8599928e
--- /dev/null
+++ b/llvm/test/CodeGen/PowerPC/quadint-return.ll
@@ -0,0 +1,18 @@
+; RUN: llc -O0 -debug -o - < %s 2>&1 | FileCheck %s
+
+target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
+target triple = "powerpc64-unknown-linux-gnu"
+
+define i128 @foo() nounwind {
+entry:
+ %x = alloca i128, align 16
+ store i128 27, i128* %x, align 16
+ %0 = load i128* %x, align 16
+ ret i128 %0
+}
+
+; CHECK: ********** Function: foo
+; CHECK: ********** FAST REGISTER ALLOCATION **********
+; CHECK: %X3<def> = COPY %vreg
+; CHECK-NEXT: %X4<def> = COPY %vreg
+; CHECK-NEXT: BLR
OpenPOWER on IntegriCloud