summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDylan McKay <dylanmckay34@gmail.com>2016-10-27 08:20:47 +0000
committerDylan McKay <dylanmckay34@gmail.com>2016-10-27 08:20:47 +0000
commitdd680cc753f4874cc5bd1e4680676cb6c3f5f8df (patch)
tree870be248f3191014d9ef62c39ca913ca60cd3622
parent7b0e25b7ad98a8c8970ee49a768b88b1dd5e043f (diff)
downloadbcm5719-llvm-dd680cc753f4874cc5bd1e4680676cb6c3f5f8df.tar.gz
bcm5719-llvm-dd680cc753f4874cc5bd1e4680676cb6c3f5f8df.zip
[AVR] Generate all of the TableGen files we need
This enables generation of all of the TableGen files that are used downstream. llvm-svn: 285274
-rw-r--r--llvm/lib/Target/AVR/CMakeLists.txt7
1 files changed, 6 insertions, 1 deletions
diff --git a/llvm/lib/Target/AVR/CMakeLists.txt b/llvm/lib/Target/AVR/CMakeLists.txt
index 64f0fe0e649..0463ac89e2d 100644
--- a/llvm/lib/Target/AVR/CMakeLists.txt
+++ b/llvm/lib/Target/AVR/CMakeLists.txt
@@ -1,7 +1,13 @@
set(LLVM_TARGET_DEFINITIONS AVR.td)
tablegen(LLVM AVRGenAsmMatcher.inc -gen-asm-matcher)
+tablegen(LLVM AVRGenRegisterInfo.inc -gen-register-info)
+tablegen(LLVM AVRGenInstrInfo.inc -gen-instr-info)
+tablegen(LLVM AVRGenDisassemblerTables.inc -gen-disassembler)
+tablegen(LLVM AVRGenMCCodeEmitter.inc -gen-emitter)
tablegen(LLVM AVRGenAsmWriter.inc -gen-asm-writer)
+tablegen(LLVM AVRGenAsmMatcher.inc -gen-asm-matcher)
+tablegen(LLVM AVRGenDAGISel.inc -gen-dag-isel)
tablegen(LLVM AVRGenCallingConv.inc -gen-callingconv)
tablegen(LLVM AVRGenDAGISel.inc -gen-dag-isel)
tablegen(LLVM AVRGenDisassemblerTables.inc -gen-disassembler)
@@ -29,4 +35,3 @@ add_subdirectory(Disassembler)
add_subdirectory(InstPrinter)
add_subdirectory(MCTargetDesc)
add_subdirectory(TargetInfo)
-
OpenPOWER on IntegriCloud