diff options
author | Akira Hatanaka <ahatanaka@mips.com> | 2012-01-24 23:18:43 +0000 |
---|---|---|
committer | Akira Hatanaka <ahatanaka@mips.com> | 2012-01-24 23:18:43 +0000 |
commit | d7970f9e4ba3bbd23fe8fc1941f1281ff5bc4d61 (patch) | |
tree | 3496a608da84e8a16babc3af522a2c4c19f60083 | |
parent | 946b7b5bc80a5c330e41cca650a82bc21a638a02 (diff) | |
download | bcm5719-llvm-d7970f9e4ba3bbd23fe8fc1941f1281ff5bc4d61.tar.gz bcm5719-llvm-d7970f9e4ba3bbd23fe8fc1941f1281ff5bc4d61.zip |
Sign-extend 32-bit integer arguments when they are passed in 64-bit registers,
which is what N32/64 does.
llvm-svn: 148875
-rw-r--r-- | llvm/lib/Target/Mips/MipsISelLowering.cpp | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/llvm/lib/Target/Mips/MipsISelLowering.cpp b/llvm/lib/Target/Mips/MipsISelLowering.cpp index 96b297c6fca..2f366b39969 100644 --- a/llvm/lib/Target/Mips/MipsISelLowering.cpp +++ b/llvm/lib/Target/Mips/MipsISelLowering.cpp @@ -2299,7 +2299,10 @@ MipsTargetLowering::LowerCall(SDValue InChain, SDValue Callee, Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, LocVT, Arg); break; case CCValAssign::AExt: - Arg = DAG.getNode(ISD::ANY_EXTEND, dl, LocVT, Arg); + if (ValVT == MVT::i32) + Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, LocVT, Arg); + else + Arg = DAG.getNode(ISD::ANY_EXTEND, dl, LocVT, Arg); break; } |