summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-04-18 19:25:26 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-04-18 19:25:26 +0000
commitd556115e7e2033738f29e3b3bd5ba1ce78582d12 (patch)
tree49327af2dd3b4ff90c001bf14e253f00b2d78311
parent4d83728a5759faa063fa9ab762378b34b146a7cd (diff)
downloadbcm5719-llvm-d556115e7e2033738f29e3b3bd5ba1ce78582d12.tar.gz
bcm5719-llvm-d556115e7e2033738f29e3b3bd5ba1ce78582d12.zip
Correct comment.
llvm-svn: 49913
-rw-r--r--llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
index 9bff72e37cc..6ad8bf54017 100644
--- a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
+++ b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
@@ -466,8 +466,8 @@ SimpleRegisterCoalescing::UpdateRegDefsUses(unsigned SrcReg, unsigned DstReg,
O.setSubReg(0);
} else {
// Sub-register indexes goes from small to large. e.g.
- // RAX: 0 -> AL, 1 -> AH, 2 -> AX, 3 -> EAX
- // EAX: 0 -> AL, 1 -> AH, 2 -> AX
+ // RAX: 1 -> AL, 2 -> AX, 3 -> EAX
+ // EAX: 1 -> AL, 2 -> AX
// So RAX's sub-register 2 is AX, RAX's sub-regsiter 3 is EAX, whose
// sub-register 2 is also AX.
if (SubIdx && OldSubIdx && SubIdx != OldSubIdx)
OpenPOWER on IntegriCloud