summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChristopher Lamb <christopher.lamb@gmail.com>2007-07-26 07:03:08 +0000
committerChristopher Lamb <christopher.lamb@gmail.com>2007-07-26 07:03:08 +0000
commitd37b256f0e4925cbd239e3ef2c0811fc6a546de8 (patch)
treed3181c6a2643e1f78054e5041e4c83c8717f7afe
parent0dbc152d2e6514cdcb26c5fd80b7c15f3eeb7e0b (diff)
downloadbcm5719-llvm-d37b256f0e4925cbd239e3ef2c0811fc6a546de8.tar.gz
bcm5719-llvm-d37b256f0e4925cbd239e3ef2c0811fc6a546de8.zip
Fix 80 col violation.
llvm-svn: 40515
-rw-r--r--llvm/include/llvm/CodeGen/MachineInstrBuilder.h5
1 files changed, 3 insertions, 2 deletions
diff --git a/llvm/include/llvm/CodeGen/MachineInstrBuilder.h b/llvm/include/llvm/CodeGen/MachineInstrBuilder.h
index c20d52d5adf..b2361a51b1e 100644
--- a/llvm/include/llvm/CodeGen/MachineInstrBuilder.h
+++ b/llvm/include/llvm/CodeGen/MachineInstrBuilder.h
@@ -37,8 +37,9 @@ public:
/// addReg - Add a new virtual register operand...
///
const
- MachineInstrBuilder &addReg(unsigned RegNo, bool isDef = false, bool isImp = false,
- bool isKill = false, bool isDead = false) const {
+ MachineInstrBuilder &addReg(unsigned RegNo, bool isDef = false,
+ bool isImp = false, bool isKill = false,
+ bool isDead = false) const {
MI->addRegOperand(RegNo, isDef, isImp, isKill, isDead);
return *this;
}
OpenPOWER on IntegriCloud