summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-10-17 05:29:37 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-10-17 05:29:37 +0000
commitc8b539700064629557f7b5e5fb5793fd522798ec (patch)
treee04b1a741b557fa5ca3b7530cb60d93201cde5b8
parent5cfc2c640fc47da9049e3464a5107a90db7b7b5e (diff)
downloadbcm5719-llvm-c8b539700064629557f7b5e5fb5793fd522798ec.tar.gz
bcm5719-llvm-c8b539700064629557f7b5e5fb5793fd522798ec.zip
One more extract_subreg coalescing bug fix.
llvm-svn: 43065
-rw-r--r--llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
index 1d274b3ef18..ee2cbbb8ea5 100644
--- a/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
+++ b/llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
@@ -236,7 +236,7 @@ bool SimpleRegisterCoalescing::JoinCopy(MachineInstr *CopyMI,
// If this is a extract_subreg where dst is a physical register, e.g.
// cl = EXTRACT_SUBREG reg1024, 1
// then create and update the actual physical register allocated to RHS.
- const TargetRegisterClass *RC = mf_->getSSARegMap()->getRegClass(SrcReg);
+ const TargetRegisterClass *RC=mf_->getSSARegMap()->getRegClass(repSrcReg);
for (const unsigned *SRs = mri_->getSuperRegisters(repDstReg);
unsigned SR = *SRs; ++SRs) {
if (repDstReg == mri_->getSubReg(SR, SubIdx) &&
OpenPOWER on IntegriCloud